feat: adc demos

This commit is contained in:
IOsetting 2021-12-30 12:19:02 +08:00
parent 3a42e4a8bd
commit 6477d1281a
8 changed files with 301 additions and 5 deletions

View File

@ -0,0 +1,72 @@
// Copyright 2021 IOsetting <iosetting@outlook.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
/**
* STC8H3K64S2
* AGrnd -> GND
* AVcc -> VCC
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*
* STC8H1K08
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*/
#include "fw_hal.h"
uint16_t res;
INTERRUPT(ADC_Routine, EXTI_VectADC)
{
ADC_ClearInterrupt();
res = ADC_RESL;
res |= (ADC_RES & 0x0F) << 8;
// Restart ADC for continuous sampling
ADC_Start();
}
void main(void)
{
SYS_Init();
// For debug print
UART1_ConfigMode1Dyn8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200, HAL_State_OFF);
// Set ADC1(GPIO P1.1) HIP
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Input_HIP);
// Channel: ADC1
ADC_SetChannel(0x01);
// ADC Clock = SYSCLK / 2 / (1+15) = SYSCLK / 32
ADC_SetSpeed(0x0F);
// Right alignment, high 2-bit in ADC_RES, low 8-bit in ADC_RESL
ADC_SetResultAlignmentRight();
// Enable interrupts
EXTI_Global_SetIntState(HAL_State_ON);
EXTI_ADC_SetIntState(HAL_State_ON);
// Turn on ADC power
ADC_SetPowerState(HAL_State_ON);
while(1)
{
ADC_Start();
UART1_TxString("Result: ");
UART1_TxHex(res >> 8);
UART1_TxHex(res & 0xFF);
UART1_TxString("\r\n");
SYS_Delay(100);
}
}

View File

@ -0,0 +1,94 @@
// Copyright 2021 IOsetting <iosetting@outlook.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
/**
* STC8H3K64S2
* AGrnd -> GND
* AVcc -> VCC
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*
* STC8H1K08
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*/
#include "fw_hal.h"
uint8_t pos;
uint16_t res[2];
INTERRUPT(ADC_Routine, EXTI_VectADC)
{
ADC_ClearInterrupt();
res[pos] = ADC_RESL;
res[pos] |= (ADC_RES & 0x0F) << 8;
// Restart ADC for continuous sampling
pos = (pos+1) & 0x1;
if (pos == 0)
{
/**
* Uncomment these lines in high speed ADC
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Output_OD);
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Input_HIP);
*/
ADC_SetChannel(0x01);
}
else
{
/**
* Uncomment these lines in high speed ADC
GPIO_P1_SetMode(GPIO_Pin_2, GPIO_Mode_Output_OD);
GPIO_P1_SetMode(GPIO_Pin_2, GPIO_Mode_Input_HIP);
*/
ADC_SetChannel(0x02);
}
ADC_Start();
}
void main(void)
{
SYS_Init();
// For debug print
UART1_ConfigMode1Dyn8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200, HAL_State_OFF);
// Channel: ADC1
ADC_SetChannel(0x01);
// ADC Clock = SYSCLK / 2 / (1+15) = SYSCLK / 32
ADC_SetSpeed(0x0F);
// Right alignment, high 2-bit in ADC_RES, low 8-bit in ADC_RESL
ADC_SetResultAlignmentRight();
// Enable interrupts
EXTI_Global_SetIntState(HAL_State_ON);
EXTI_ADC_SetIntState(HAL_State_ON);
// Turn on ADC power
ADC_SetPowerState(HAL_State_ON);
// Set ADC1(P1.1), ADC2(P1.2) HIP
GPIO_P1_SetMode(GPIO_Pin_1|GPIO_Pin_2, GPIO_Mode_Input_HIP);
ADC_Start();
while(1)
{
UART1_TxString("Result: ");
UART1_TxHex(res[0] >> 8);
UART1_TxHex(res[0] & 0xFF);
UART1_TxChar(' ');
UART1_TxHex(res[1] >> 8);
UART1_TxHex(res[1] & 0xFF);
UART1_TxString("\r\n");
SYS_Delay(100);
}
}

65
demo/adc/adc_poll_10bit.c Normal file
View File

@ -0,0 +1,65 @@
// Copyright 2021 IOsetting <iosetting@outlook.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
/**
* STC8H3K64S2
* AGrnd -> GND
* AVcc -> VCC
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*
* STC8H1K08
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*/
#include "fw_hal.h"
void main(void)
{
uint16_t res;
SYS_Init();
// For debug print
UART1_ConfigMode1Dyn8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200, HAL_State_OFF);
// Set ADC1(GPIO P1.1) HIP
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Input_HIP);
// Channel: ADC1
ADC_SetChannel(0x01);
// ADC Clock = SYSCLK / 2 / (1+1) = SYSCLK / 4
ADC_SetSpeed(0x01);
// Right alignment, high 2-bit/4-bit in ADC_RES, low 8-bit in ADC_RESL
ADC_SetResultAlignmentRight();
// Turn on ADC power
ADC_SetPowerState(HAL_State_ON);
while(1)
{
ADC_Start();
NOP();
NOP();
while (!ADC_SamplingUnfinished());
ADC_ClearInterrupt();
/*
res = ADC_RESL;
res |= (ADC_RES & 0x0F) << 8;
*/
UART1_TxHex(ADC_RES);
UART1_TxHex(ADC_RESL);
UART1_TxString("\r\n");
SYS_Delay(100);
}
}

63
demo/adc/adc_poll_8bit.c Normal file
View File

@ -0,0 +1,63 @@
// Copyright 2021 IOsetting <iosetting@outlook.com>
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
/**
* STC8H3K64S2
* AGrnd -> GND
* AVcc -> VCC
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*
* STC8H1K08
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*/
#include "fw_hal.h"
void main(void)
{
uint8_t res;
SYS_Init();
// For debug print
UART1_ConfigMode1Dyn8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200, HAL_State_OFF);
// Set ADC1(GPIO P1.1) HIP
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Input_HIP);
// Channel: ADC1
ADC_SetChannel(0x01);
// ADC Clock = SYSCLK / 2 / (1+1) = SYSCLK / 4
ADC_SetSpeed(0x01);
// Left alignment, high 8-bit in ADC_RES
ADC_SetResultAlignmentLeft();
// Turn on ADC power
ADC_SetPowerState(HAL_State_ON);
while(1)
{
ADC_Start();
NOP();
NOP();
while (!ADC_SamplingUnfinished());
ADC_ClearInterrupt();
res = ADC_RES;
UART1_TxString("Result: ");
UART1_TxHex(res);
UART1_TxString("\r\n");
SYS_Delay(100);
}
}

View File

@ -19,8 +19,9 @@
#include "fw_types.h"
#define ADC_SetPowerState(__STATE__) SFR_ASSIGN(ADC_CONTR, 7, __STATE__)
#define ADC_Start SFR_SET(ADC_CONTR, 6)
#define ADC_ClearInterrupt SFR_RESET(ADC_CONTR, 5)
#define ADC_Start() SFR_SET(ADC_CONTR, 6)
#define ADC_SamplingUnfinished() (ADC_CONTR & (0x01 << 5))
#define ADC_ClearInterrupt() SFR_RESET(ADC_CONTR, 5)
#define ADC_SetPWMTriggerState(__STATE__) SFR_ASSIGN(ADC_CONTR, 4, __STATE__)
/**
* ADC input channels selection
@ -53,8 +54,8 @@
* 10-bit in [ADC_RES,ADC_RESL]: STC8H1K28,STC8H1K08
* 12-bit in [ADC_RES,ADC_RESL]: STC8H3K64S4,STC8H3K64S2,STC8H8K64U,STC8H2K64T,STC8H4K64TLR,STC8H4K64TLCD,STC8H4K64LCD
*/
#define ADC_SetResultAlignmentLeft SFR_RESET(ADCCFG, 5)
#define ADC_SetResultAlignmentright SFR_SET(ADCCFG, 5)
#define ADC_SetResultAlignmentLeft() SFR_RESET(ADCCFG, 5)
#define ADC_SetResultAlignmentRight() SFR_SET(ADCCFG, 5)
/**
* ADC conversion speed calculation:

View File

@ -23,6 +23,7 @@
#include "fw_gpio.h"
#include "fw_tim.h"
#include "fw_uart.h"
#include "fw_adc.h"
#include "fw_util.h"
#endif

View File

@ -42,7 +42,7 @@
# define SFR16X(addr) (*(unsigned char volatile *)(addr))
#define INTERRUPT(name, vector) void name (void)
#define INTERRUPT_USING(name, vector, regnum) void name (void)
#define NOP() ()
#define NOP()
#endif