FwLib_STC8/demo/adc/adc_interrupt_10bit.c

72 lines
1.9 KiB
C
Raw Permalink Normal View History

2021-12-30 16:09:36 +01:00
// Copyright 2021 IOsetting <iosetting(at)outlook.com>
2021-12-30 05:19:02 +01:00
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
/**
* STC8H3K64S2
* AGrnd -> GND
* AVcc -> VCC
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*
* STC8H1K08
* AVref -> VCC
* Vcc -> VCC
* Gnd -> GND
* ADC1 -> Test voltage
*/
#include "fw_hal.h"
uint16_t res;
INTERRUPT(ADC_Routine, EXTI_VectADC)
{
ADC_ClearInterrupt();
res = ADC_RESL;
res |= (ADC_RES & 0x0F) << 8;
// Restart ADC for continuous sampling
ADC_Start();
}
void main(void)
{
SYS_SetClock();
2021-12-30 05:19:02 +01:00
// For debug print
2022-01-09 12:26:52 +01:00
UART1_Config8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200);
2021-12-30 05:19:02 +01:00
// Set ADC1(GPIO P1.1) HIP
GPIO_P1_SetMode(GPIO_Pin_1, GPIO_Mode_Input_HIP);
// Channel: ADC1
ADC_SetChannel(0x01);
// ADC Clock = SYSCLK / 2 / (1+15) = SYSCLK / 32
2022-01-08 16:58:12 +01:00
ADC_SetClockPrescaler(0x0F);
2021-12-30 05:19:02 +01:00
// Right alignment, high 2-bit in ADC_RES, low 8-bit in ADC_RESL
ADC_SetResultAlignmentRight();
// Enable interrupts
EXTI_Global_SetIntState(HAL_State_ON);
EXTI_ADC_SetIntState(HAL_State_ON);
// Turn on ADC power
ADC_SetPowerState(HAL_State_ON);
// Start ADC
ADC_Start();
2021-12-30 05:19:02 +01:00
while(1)
{
UART1_TxString("Result: ");
UART1_TxHex(res >> 8);
UART1_TxHex(res & 0xFF);
UART1_TxString("\r\n");
SYS_Delay(100);
}
}